Altera Quartus II Tutorial

Part II

(For ECE 465 Students at UIC) Sajjad Rahaman TA for ECE 465, Spring 2009 Department of Electrical and Computer Engineering University of Illinois at Chicago mrahaman@ece.uic.edu

The first part of Quartus[®] II tutorial illustrates schematic diagram based entry for the desired circuit. It becomes very difficult to use this method for a large design with hundreds of primitive gates. Hardware description languages (HDLs) provides standard text based expressions of the structure and behavior of digital circuits. The second part of Quartus[®] II tutorial is aimed at introducing HDL based design entry method. In this case, VHDL, Verilog or other HDL design files are used to synthesize and simulate the desired design. This tutorial will also introduce two types of simulation, namely, functional simulation and timing simulations, to assess the behavior and performance of the desired design.

Please note that this tutorial is based on Altera Quartus® II 8.1 web edition version.

Content

- 1. VHDL design Entry
- 2. Functional Simulation
- 3. Timing Simulation

1. Creating HDL Design Projects with Quartus II

In this section, a new HDL project containing an 2-to-4 decoder will be designed and compiled with Quartus[®] II. Design file will be written in VHDL. Please note that VHDL syntax and semantics are beyond the scope of this tutorial. The circuit configuration and VHDL code for an 2-to-4 decoder are shown below



Figure 1. circuit configuration and VHDL code for an 2-to-4 decoder

HDL based design entry in Quartus II follows most of the steps mentioned in first part for schematic based design. After opening a new project using new project wizard we will choose VHDL design file by clicking

File> New>VHDL file



(a)



Figure 2. Creating a new VHDL based design file

Once we choose VHDL file, Quartus II will open a text editor file **vhdl1.vhd** to put our design file. We will write the VHDL code for 2-to-4 decoder in the window. Please note that VHDL file name has to be the same as the entity name. As shown in the following figure VHDL file has been saved as **Decoder_2_to_4.vhd**.



Figure 3. Saving VHDL based design file

Having saved VHDL file, we need to compile the design file for simulation. Compiler will process **Decoder_2_to_4.vhd** file. It is possible to run the full compilation or run individual module (Analysis & Synthesis, the Fitter, and Timing Analyzer). We could run partial compilation by selecting **Start Analysis and Elaboration** command to check **Decoder_2_to_4.vhd** file for syntax and semantics error. The following figures illustrate the command and also the out of the partial compilation.



_ 8 × æ 🗅 🚅 🗟 💋 6 Ba 🖻 🔄 💥 🖌 🏈 🧇 **1** Compilation Report - Flow Summary Decoder_2_to_4.vhd Compilation Report Flow Non-Default Global Settings Flow Non-Denault Globs Flow Elapsed Time Flow OS Summary Flow Log Analysis & Elaboration Flow Status Successful - Sun Mar 08 22:40:48 2009 63 10/28/2008 SJ Web Edition Quartus II to_4 to 4 j) Analysis & Elaboration was successful OK
 Type
 Message

 Info: Found 2 design units, including 1 entities, in source file Decoder_2_to_4.vhd

 Unics Elaborating entity "Decoder_2_to_4" for the top level hierarchy

 Info: Quartus II Analysis & Elaboration was successful. 0 errors, 0 warnings
 λ System (46) λ Processing (6) λ Extra Info λ Info (6) λ Warning λ Critical Warning λ Error λ Suppressed λ Flag λ Message: 0 of 14 NUM For Help, press F1 Idle 😥 5 M 🕞 🚞 2 W 😂 2 Y. 🝷 📐 4 A. 🝷 👩 Mi. 🔿 🔊 <u>1</u> 💬 10:44 Pi 🛃 start 😰 ht ₹30 -E Dr.

(b)

Figure 4. Start Analysis and Elaboration command

Having successfully compiled our design file, we need a vector waveform file to simulate out design file. Please follow the steps shown in part I of this tutorial.

(a)

2. Functional Simulation

Functional simulation verifies the correctness of logic operation of the synthesized circuits. It does not take timing issue into consideration.

Quartus II carries out timing simulation by default. So, the setting needs to be changed to run functional simulation. This is done by selecting **Assignment>Setting** and then selecting functional simulation mode. Figure 5 illustrates the changes necessary in default setting to run function simulation.



Figure 5. Setting for functional simulation

Before running functional simulation, a functional simulation netlist for the synthesized circuit needs to be generated. This is done by selecting **Processing > Generate functional Simulation Netlist**. Figure 6 shows the screen capture of the command and output.

& Quartus II - C:/Quartus/Decoder_2_to_4/Decoder_2_to_4 - Decoder_2_to_4 - [Decoder_2_to_4.vhd]												
🍄 File I	Edit View	Project Assignments	Processing Tools Window Help						- 8 ×			
🗋 🗅 😅	8	8 X B B -	Etop Processing	Ctrl+Shift+C	/ & & @ @	🕨 🗠 🖗 📢 🤇	👂 😓 🔿	<u>i</u>				
🕸 Dec	oder_2_to	_4.vhd	Start Compilation	Ctrl+L								
FR	1	library ieee	Analyze Current File									
- <u>-</u>	2	use ieee.std	Start	•	ackage in the	library to incl	ude					
🐴 🛟	3		Update Memory Initialization File									
$\overrightarrow{\{\}}$	5	mort pecoa	Compilation Report	Ctrl+R								
(E (E	6	≡(A,B : in bi	Start Compilation and Simulation	Ctrl+Shift+K								
	7	DO, D1, D2,	Generate Functional Simulation N	Jetlist								
2 4	9	chu becoder_	Start Simulation	Ctrl+I								
<u>~</u> %	10	architecture	Simulation Debug	•								
20	11	<pre>Bbegin D0 (not)</pre>	Report Simulation Report	Ctrl+Shift+R								
	12	D1 <= (not A	E									
267	14	D2 <= A and	Compiler Tool									
268 ab/	15	D3 <= A and	Simulator Tool									
===	16	end DECODER;	Classic Timing Analyzer Tool									
1 2	1 1		PowerPlay Power Analyzer Tool									
	<								>			
X Time Messare												
> the receive												
🖗 \ System λ Processing λ Extra Info λ Info λ Warning λ Critical Warning λ Error λ Suppressed λ Flag /												
Message: 1 Location:												
Generate fi	unctional sin	ulation netlist				Ln 16, Col 13	ⓑ⇒ ∎→Ⅲ	Idle	NUM			
🚰 Start 🕼 S Micros 🖕 2 Windo 🍚 2 Yehool 🏷 http://www 🔅 2 Intern 😰 Drawingi 🤻 Quartus II 🕏 🖬 🖓 🛱 11:31 PM												

(a)



Figure 6. Functional simulation netlist generation

At this point, we are ready to run functional simulation. Simulation will use a vector waveform file created earlier. We will select **Process > Start Simulation** to begin the simulation. Successful simulation will generate simulation waveform (Figure 7)



(a)



(b)

Figure 7. Simulation output

As shown in the above figure, our design file correctly generates the output variables. It is also seen that there is no time delay between input and output switching.

3. Timing Simulation

Having verified the logical correctness of the design file, it is necessary to determine whether the synthesized circuit meets the delay constraint. Timing simulation verifies both the logical correctness and timing. We will be able to find the propagation delay along various paths in the synthesized circuits.

We have changed the default setting to run the functional simulation. So, we have to change it back to Timing simulation mode to run timing simulation. Timing simulation is carried out by selecting **Processing > Start Compilation and Simulation**. After successful compilation and simulation, simulation waveform will be diplayed. Figure 8 shows the simulation waveform from timing analysis.



Figure 8. Timing simulation output

It is seen in Figure 8 that there are propagation delays between inputs and outputs. Timing Analyzer tool will provide propagation delays along all the paths and the worst case propagation delay. Figure 9 illustrates the timing parameter of our design file. Please note that this delay depends on the device chosen for the simulation. This tutorial uses FLEX10KE for simulation purpose.

Pie Edit. Verv. Project. Assignments: Processing Tools Window Help										
Image: Construction Report										
Decoder, 2, to, 4, 4hd Compliation Report - tpd Compliation Report - tpd Compliation Report - tpd Suck P2PT line Interest Note Part of the Part of th										
Europiation Report End Display Notice Sisck. P2P Time										
Encyl Notice Slack Rogind Port Mark Actual P2P Time From To I Nor Starmary Slack Roginal Actual P2P From To I Nor Starmary I N/A Nore Z.200 rs B D0 I Nori Noro-Indext Colors I N/A Nore Z.200 rs B D0 I Noro Start Port Source I N/A Nore S.200 rs B D0 I Noro Start N/A Nore S.200 rs B D2 I Noro Start N/A Nore S.200 rs B D2 I Noro Start N/A Nore S.200 rs A D2 I N/A Nore S.200 rs A D2 Internet Internet D1 I N/A Nore S.200 rs A D2 Internet D1 I N/A Nore S.200 rs A D2 Internet D1 I N/A Nore<										
Image: Non-Settings I N/A None 7.200 ms B D0 Image: Non-Deal & Global III N/A None 7.200 ms A 00 Image: Non-Deal & Global III N/A None 8.300 ms A 00 Image: Non-Deal & Global III N/A None 8.300 ms B 03 Image: Non-Deal & Global IVA None 6.300 ms B 03 Image: Non-Deal & Global IVA None 6.300 ms A 02 Image: Non-Deal & Global IVA None 6.300 ms A D2 Image: Non-Deal & Global N/A None 6.700 ms A D3 Image: Non-Peal & Global N/A None 6.700 ms A D1 Image: Non-Peal & Global N/A None 6.700 ms A D1 Image: Non-Peal & Global N/A None 6.700 ms A D1 Image: Non-Peal & Global N/A None 6.										
Image: Second										
Inor Lapszel Inne 3 NA None 6:300 ns B D3 Image: Summary 4 NA None 6:300 ns A D2 Image: Summary 5 NA None 6:300 ns A D2 Image: Summary 5 NA None 6:300 ns A D2 Image: Summary 6 NA None 6:700 ns A D3 Image: Summary 7 NA None 6:700 ns A D3 Image: Summary 7 NA None 6:700 ns A D3 Image: Summary 7 NA None 6:700 ns A D1 Image: Summary 7 NA None 6:700 ns A D1 Image: Summary 8 NA None 6:700 ns A D1 Image: Summary 8 NA None 6:700 ns A D1 Image: Summary 8 NA No										
Imput Do Mainterry 4 NA None 6.300 ns A D2 Imput Do Mainterry 5 NA None 6.300 ns A D2 Imput Do Mainterry 5 NA None 6.300 ns A D3 Imput Do Mainterry 6 NA None 6.700 ns A D3 Imput Do Mainterry 7 NA None 6.700 ns A D1 Imput Do Mainterry 7 NA None 6.700 ns A D1 Imput Do Mainterry 7 NA None 6.700 ns A D1 Imput Do Mainterry 8 None 6.700 ns A D1 Imput Do Mainterry 8 None 6.700 ns A D1 Imput Do Mainterry 8 None 6.700 ns A D1 Imput Do Mainterry 8 None 6.700 ns A D1										
Image: space field of the space fi										
Summary 6 NA None 6.700 ns A D3 Constraint 7 NA None 6.700 ns B D2 Constraint 8 NA None 6.700 ns A D1 Constraint 8 NA None 6.700 ns B D1 Constraint 8 NA None 6.700 ns A D1 Constraint None 6.700 ns B D1 None Constraint Constraint None 6.700 ns B D1 None Constraint Constraint None 6.700 ns B D1 None Constraint Constraint None 6.700 ns B										
Executing Z N/A None 6,700 ns B D2 Executing Samples A N/A None 6,700 ns A D1 Executing Samples A D1 Executing S										
@@@@Resource Utilization by Ent @@@@Resource Utilization by Ent @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@										
Cydinization Results Cydinization Results Sec. Filter Assembler Assembler										
Assembler Assembler										
Carter and Analyzer										
- Summary										
- 🏭 🖬 Settings										
- A Messages										
× Type Message										
Info: Simulation coverage is 100.00 %										
Info: Number of transitions in simulation is 49										
🖲 🚯 Info: Quartus II Simulator vas successful. O errors, O varnings										
A System [34] A Processing [9] A Eduatrico A Info [9] A Warring A Educat Warring A Error A Suppressed A Flag										
Message D of 16 🔹 🗣 Location: 👻 Locate										

(a)

🐇 Quartus II - C:/Quartus/Decoder_2_to_4/Decoder_2_to_4 - Decoder_2_to_4 - [Compilation Report - Timing Analyzer Summary]												- 7 🗙					
File Edit View Project Assignments Processing Tools Window Help													_ 8 ×				
0 🖉 🛛 🕼 🛛 🖧 🗎 X 🖻 🖻		🗠 🗠 Decoder_2_to_4		•	- 💥	_⁄ 🧳	ø	@ 4		1 to	0	•	,	9	<u>1</u>		
😵 Decoder_2_to_4.vhd 🕲 Compilation Report - Timing Analyzer Summary																	
Compilation Report Timing Analyzer Summary																	
E Legal Notice		Type	Slack	Required	Actual	From	To	From	To	Failed							
Flow Settings		Worst-case Ind	N76	None	7 200 ns	B	DO			n auris							
Flow Non-Default Global Settir	2	Total number of failed naths	14775	Hone	1.200 110					0							
Flow Elapsed Time	-	Total Hambor of Falloa parto								0							
Flow OS Summary																	
Flow Log																	
- Analysis & Synthesis																	
E A Settings																	
Source Files Read																	
- 🗃 🗰 Resource Usage Summary																	
🗃 🎟 Resource Utilization by Enl																	
Optimization Results																	
Messages																	
한 플 Fiter Assembler - 플랜 Summary																	
Settings																	
👍 🐯 tpd																	
- 🗃 🕴 Messages																	
<																	
× Type Hessage																	
Info: Simulation coverage is 100.00 %																	
Info: Number of transitions in simulation is 49																	
🗄 🕀 🥼 Info: Quartus II Simulator was successful. O errors, O warnings																	
											×						
(a) Statem (20) Propagating (0) (State later & later (0) & https://www.science.com/																	
Structure of Article A										Laura I							
Simessafer on 10 P Constant																	
Ready												0	•D • III		Idle		NUM
🛃 start 🛛 🕅 5 Microso	•	🚞 2 Window 👻 😄 2	Yahoo!	🔹 🧕	actual P.	2P	3	2 Inter	me	• 🖪 D	rawing1 ·		& 2	Quartus I	п 🖣 🄇)5" <mark>1</mark> (🞾 12:27 AM

Figure 9. Timing analyzer output